VHDL modeling for analog-digital hardware designs (VHSIS hardware description language)

A description is given of techniques for simulation modeling and of a physical design verification methodology for assuring simulation and interconnection correspondence. Following the introductory material, details of the simulation model are presented. Then a description of a physical design verification methodology is given, followed by results from current designs, and key points are summarized.<>