Sub-1/4 /spl mu/m Dual Gate CMOS Technology using In Situ Doped Polysilicons for N and PMPS Gates | IEEE Conference Publication | IEEE Xplore