Impact of sub-threshold SOA on ESD protection schemes

SOA (safe operating area) at subthreshold gate voltages are typically not of interest during normal operation. Under ESD conditions, however, the device could be biased in the subthreshold regime. In this paper we discuss the impact of subthreshold gate voltages on the SOA boundary of LDMOS devices and its implications to ESD design.