Analytical models for threshold voltage, drain induced barrier lowering effect of junctionless triple-gate FinFETs

Analytical models for threshold voltage, and drain induced barrier lowering effect of the short-channel fin-shaped field-effect transistor (FinFET) are obtained. The analytical model results are verified against simulations, good agreements are observed. The explicit expression for threshold voltage makes the model suitable to be embedded in circuit simulation and design tools.