Investigation of the power-clock network impact on adiabatic logic | IEEE Conference Publication | IEEE Xplore