Reduction of EMI by electric field method

Parasitic capacitance between PCB traces have a severe influence on the EMC performance of switching mode power supplies. A novel layout approach based on field mapping is proposed to reduce crosstalk problems early in the PCB design stage and emission maps offer valuable visual aids to engineers. Simulation and experiments are carried out to verify this idea and software is developed to help engineers layout noisy and victim traces.