Single layer differential group routing for flip-chip designs

This work proposed an entry (merge point) finder for differential group pattern match RDL routing. The entry finder includes a quick routability checker, which can filter out the unroutable merge points to reduce the turnaround time. Besides, this work also proposed a controllable cost function to measure the routing quality of each routing result using different merge points. Thus, the best merge point and routing solution can be easily identified.