Effect of leakage power reduction techniques on combinational circuits

This paper deals with power dissipation in digital circuits. Effect of leakage power reduction techniques are deal with digital circuit design. Analyses of these techniques are done in MICROWIND environment. Power dissipation of these techniques is calculated and compared with conventional design. The layouts are designed using Microwind. The simulation outputs are taken and observed. Power dissipation of the circuits are tabulated and compared.