One-two-one track asynchronous FIFO

A novel logic circuit for a very fast one-two-one-track register pipeline is suggested. Its control logic provides the maximum possible throughput. This FIFO is intended for use in the Line Interface Module (LIM) implementing the direct ATM-over-fiber transport mechanism.