Design of a 12.5 GS/s 5-bit folding A/D converter

A 12.5 GS/s 5-bit A/D converter is described. The architecture is a hybrid scheme with flash, single and double folding, able to obtain the optimum trade off between speed and power consumption. Simulations at the transistor level validate the proposed architecture.