Design, Analysis and Optimization to Mount Different Logic Families in a Single IC | IEEE Conference Publication | IEEE Xplore