FPGA based architecture for fall-risk assessment during gait monitoring by synchronous EEG/EMG | IEEE Conference Publication | IEEE Xplore