3D Cartesian Transport Sweep for Massively Parallel Architectures with PaRSEC | IEEE Conference Publication | IEEE Xplore