Method of improving enhance alignment quality in Double Patterning with Spacer process for 14–16nm FinFET

It is well known that different alignment mark designs will have different responses to process conditions. An Alignment mark optimized for traditional process might not be suitable for DPS (Double Patterning with Spacer ) technology due to changes in lithography and etching process conditions[1].