Adaptive estimation and compensation of the time delay in a periodic non-uniform sampling scheme

High sampling rate Analog-to-Digital Converters (ADCs) can be obtained by time-interleaving low rate (and thus low cost) ADCs into so-called Time-Interleaved ADCs (TI-ADCs). Nevertheless increasing the sampling frequency involves an increasing sensibility of the system to desynchronization between the different ADCs that leads to time-skew errors, impacting the system with non linear distortions. The estimation and compensation of these errors are considered as one of the main challenge to deal with in TI-ADCs. Some methods have been previously proposed, mainly in the field of circuits and systems, to estimate the time-skew error but they mainly involve hardware correction and they lack of flexibility, using an inflexible uniform sampling reference. In this paper, we propose to model the output of L interleaved and desynchronized ADCs with a sampling scheme called Periodic Non-uniform Sampling of order L (PNSL). This scheme has been initially proposed as an alternative to uniform sampling for aliasing cancellation, particularly in the case of bandpass signals. We use its properties here to develop a flexible on-line digital estimation and compensation method of the time delays between the desynchronized channels. The estimated delay is exploited in the PNSL reconstruction formula leading to an accurate reconstruction without hardware correction and without any need to adapt the sampling operation. Our method can be used in a simple Built-In Self-Test (BIST) strategy with the use of learning sequences and our model appears more flexible and less electronically expensive, following the principles of “Dirty Radio Frequency” paradigm: designing imperfect analog circuits with subsequently digital corrections of these imperfections.