Data dependence speculation using data address prediction and its enhancement with instruction reissue

Introduces an instruction reissue mechanism in order to enhance dynamic data dependence speculation using data address prediction. Since instructions which are not data-dependent upon speculatively executed instructions are not squashed, the effect of data dependence speculation is enhanced. We extend the register update unit to reissue misspeculated instructions. The overhead caused by the extension is small, and thus it does not have any impact on processor cycle time. From the experimental evaluation, we have found that instruction reissue with dynamic data dependence speculation improves the processor performance even for those application programs whose performance is degraded when instruction squashing is used.