An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC | IEEE Conference Publication | IEEE Xplore