A hardware-efficient H.264/AVC motion estimation using adaptive computation aware algorithm

In order to increase transmission efficiency of the real world video sequences, Motion estimation plays an vital role. An improved version of the reconfigurable block motion estimation algorithm is proposed in this paper. The new algorithm uses a small cross-shaped search patterns to speed up the motion estimation of stationary and quasi-stationary blocks. Also we propose a pipelining method for SAD unit to minimize clock delays with minimum area overhead. Our approach increases speed and enhance the throughput for Codec design. We propose a new method "Block Motions matching technique (BMM)" where compression takes place at both Spatial and Temporal domain. In BMM, images are sub divided into micro blocks of 16×16 matrices and it is checked with nearby blocks. Also this method is applied for video compression techniques. The advantage of BMM over existing system is that it compresses block level compression instead of pixel level compression that improves execution speed and adapt for fast processing.