A parallel architecture for high speed BLAST using FPGA | IEEE Conference Publication | IEEE Xplore