Reducing Static and Dynamic Power of L1 Data Caches in GPGPUs | IEEE Conference Publication | IEEE Xplore