New Vlsi Architectures For Parallel Implementation Of The Viterbi Decoder | IEEE Conference Publication | IEEE Xplore