FPGA design and implementation of edge enhancement by using 3×3 mask filter | IEEE Conference Publication | IEEE Xplore