Digital phase locked loop design using discrete time sliding mode loop filter | IEEE Conference Publication | IEEE Xplore