Hardware architecture for on-chip unsupervised online neural spike sorting | IEEE Conference Publication | IEEE Xplore