Wafer-Level Transmission Line Pulse Testing for Optimization of Output Transistor ESD Resistance | IEEE Conference Publication | IEEE Xplore