Guidelines for developing power stage layouts using normally-off SiC JFETs based on parasitic analysis | IEEE Conference Publication | IEEE Xplore