Design of sub-100nm SOI CMOS for RF switch application

Device design considerations and trade-offs of sub-100nm SOI CMOS for RF switch application are discussed. A new device structure, which improves 1-dB compression point (P1dB) of the switch by more than 6dB, is proposed. Experimental data will be presented.