Comments to “A Distributive-Transconductance Model for Border Traps in III-V/High-k MOS Capacitors” | IEEE Journals & Magazine | IEEE Xplore