Challenge of MTJ/MOS-hybrid logic-in-memory architecture for nonvolatile VLSI processor | IEEE Conference Publication | IEEE Xplore