Design of a Self-Reconfigurable Adder for Fault-Tolerant VLSI Architecture | IEEE Conference Publication | IEEE Xplore