Analysis, modeling and silicon correlation of low-voltage flop data retention in 28nm process technology | IEEE Conference Publication | IEEE Xplore