A high speed and area efficient Booth recoded Wallace tree multiplier for fast arithmetic circuits | IEEE Conference Publication | IEEE Xplore