A Low-Power Analog Sampled-llata VLSI Architecture for Equalization and FDTS/DF Detection | IEEE Conference Publication | IEEE Xplore