Building in reliability during ESD design layout | IEEE Conference Publication | IEEE Xplore