VHDL as a modeling-for-testability tool

A number of design methodologies have emerged in recent years to facilitate the testing of digital circuits. These methodologies advocate the use of additional circuitry to enhance controllability and observability of internal circuit nodes. The author takes a slightly different approach to testing by examining the impact of information on the test problem. VHDL circuit descriptions are used.<>