Two-dimensional simulations of the parasitic edge conduction in deep submicron fully depleted SOI NMOS devices | IEEE Conference Publication | IEEE Xplore