Double precision performance of streaming SIMD extensions instructions for the FDTD computation

Exploiting the parallel execution capability of Vector Arithmetic Logic Units is a promising way to speed up the FDTD computation. We have studied how the Streaming SIMD Extensions (SSE) present in x86 architecture processors can be used to implement the FDTD method, and in what circumstances speedup can be achieved.