On the reliability of switching and multivalued networks

This paper investigates reliability of logic gates and circuits based on probabilistic transfer matrices (PTM). A probabilistic model for multivalued gates and networks is developed through extending the concept of PTM. This paper studies how the reliability of k-ary logic networks depends on the radix k and the input and gate errors.