A noise reduction technique for wideband LNAs in low-power digital TV applications

A low power ultra wideband very low noise amplifier is presented. The proposed LNA scheme uses two parallel nMOS and pMOS cascode common gate (CG) branches, an active positive feedback and input matching extender. Compared to the CG structure, the proposed LNA results in improved noise figure and input matching over a wide bandwidth with the same power consumption. Circuit level analysis and simulation results are provided to verify the effectiveness of the proposed LNA scheme. Simulated in a 0.18µm RF CMOS technology, the proposed LNA achieves a noise figure of 2.2 to 2.5 dB and input return loss (S11) less than −10 dB over whole bandwidth while consumes only 2.7 mW power from a 1.8 V power supply. The −3 dB power gain (S21) is 19.7 dB and maximum values of IIP3 and IIP2 are −6 dBm and 15 dBm, respectively.