A self-scaling neural hardware structure that reduces the effect of some implementation errors | IEEE Conference Publication | IEEE Xplore