Theory of redundancy for logic circuits to maximize yield/area | IEEE Conference Publication | IEEE Xplore