SET characterization & mitigation in 65-nm test structures | IEEE Conference Publication | IEEE Xplore