Experimental investigation of digital compensation of DGD for 112 Gb/s PDM-QPSK clock recovery

For the first time, the impact of DGD on clock recovery for 112 Gb/s PDM-QPSK is experimentally investigated and quantified. We propose and experimentally demonstrate novel digital adaptive timing error detector which is robust to DGD.