The design of five-stage pipeline CPU based on MIPS | IEEE Conference Publication | IEEE Xplore