10 Gb/s clock extraction and data regeneration circuit implemented with phase-locked loop | IEEE Conference Publication | IEEE Xplore