FPGA verification of a single QC-LDPC code for 100 Gb/s optical systems without error floor down to BER of 10−15 | IEEE Conference Publication | IEEE Xplore