Clock-powered logic for a 50 MHz low-power RISC datapath | IEEE Conference Publication | IEEE Xplore