Analog VLSI solution to the stability study of power networks

This paper presents three basic approaches for determining the transient stability of a power network by using an analog VLSI chip for simulating or emulating the system behavior. The main advantages of using this method are the much shorter computation time and lower complexity compared to the currently used methods that are based on numerical calculations or discrete analog simulators.