Analysis and design of power factor correction using half bridge boost topology | IEEE Conference Publication | IEEE Xplore