Tunneling path impact on semi-classical numerical simulations of TFET devices | IEEE Conference Publication | IEEE Xplore